library ieee;
use ieee.std_logic_1164.all;

package mis_componentes is

component sum1bit is
	port(a,b,Cin:in std_logic;
		s,Cout:out std_logic);
end component;

end mis_componentes;